

Timely Computation

Conal Elliott

ICFP, September 2023

What is a digital circuit?

Computers vs calculations

What computers are vs what we use them for:

- *Computer*: electronic circuit, transforming analog signals.
- *Calculation*: mathematical function, transforming discrete data.

How do we use one to accomplish the other?

In other words, what is a *digital circuit*?

What makes for a good definition?


- Clear
- Simple
- Useful
- Formal
- Constructive
- Compositional

A “digital circuit” is an analog circuit that respects discrete meanings.


Compositionally correct computing

$$\rho_1 \xrightarrow{\quad} f_1 \xrightarrow{\quad} \sigma_1 \quad \textit{operation}$$



correct computing





Compositionally correct computing





Compositional correctness: *sequential*



Compositional correctness: *sequential*



Compositional correctness: *parallel*




Compositional correctness: *parallel*

$$\begin{array}{ccc} \rho_1 & \xrightarrow{\quad f_1 \quad} & \sigma_1 \\ \downarrow h & \circlearrowleft^f & \downarrow k \\ \rho_2 & \xrightarrow{\quad f_2 \quad} & \sigma_2 \end{array} \qquad \begin{array}{ccc} \tau_1 & \xrightarrow{\quad g_1 \quad} & \nu_1 \\ \downarrow i & \circlearrowleft^g & \downarrow j \\ \tau_2 & \xrightarrow{\quad g_2 \quad} & \nu_2 \end{array}$$

$$\begin{array}{ccc} \rho_1 \times \tau_1 & \xrightarrow{\quad f_1 \otimes g_1 \quad} & \sigma_1 \times \nu_1 \\ \downarrow h \otimes i & \circlearrowleft & \downarrow k \otimes j \\ \rho_2 \times \tau_2 & \xrightarrow{\quad f_2 \otimes g_2 \quad} & \sigma_2 \times \nu_2 \end{array}$$

Compositionally correct computing with representations



Compositional correctness with representations: *sequential*

$$\begin{array}{ccccc}
 \Phi_1^o \rho_1 & \longrightarrow & \Phi_1^m f_1 & \longrightarrow & \Phi_1^o \sigma_1 & & \Phi_1^o \sigma_1 & \longrightarrow & \Phi_1^m g_1 & \longrightarrow & \Phi_1^o \tau_1 \\
 \downarrow h & & \circlearrowleft^f & & \downarrow k & & \downarrow k & & \circlearrowleft^g & & \downarrow i \\
 \Phi_2^o \rho_2 & \longrightarrow & \Phi_2^m f_2 & \longrightarrow & \Phi_2^o \sigma_2 & & \Phi_2^o \sigma_2 & \longrightarrow & \Phi_2^m g_2 & \longrightarrow & \Phi_2^o \tau_2
 \end{array}$$


$$\begin{array}{ccc}
 \Phi_1^o \rho_1 & \longrightarrow & \Phi_1^m (g_1 \circ f_1) & \longrightarrow & \Phi_1^o \tau_1 \\
 \downarrow h & & \circlearrowleft & & \downarrow i \\
 \Phi_2^o \rho_2 & \longrightarrow & \Phi_2^m (g_2 \circ f_2) & \longrightarrow & \Phi_2^o \tau_2
 \end{array}$$

Compositional correctness with representations: *parallel*

$$\begin{array}{ccccc}
 \Phi_1^o \rho_1 & \longrightarrow & \Phi_1^m f_1 & \longrightarrow & \Phi_1^o \sigma_1 & & \Phi_1^o \tau_1 & \longrightarrow & \Phi_1^m g_1 & \longrightarrow & \Phi_1^o \nu_1 \\
 \downarrow h & & \circlearrowleft^f & & \downarrow k & & \downarrow i & & \circlearrowleft^g & & \downarrow j \\
 \Phi_2^o \rho_2 & \longrightarrow & \Phi_2^m f_2 & \longrightarrow & \Phi_2^o \sigma_2 & & \Phi_2^o \tau_2 & \longrightarrow & \Phi_2^m g_2 & \longrightarrow & \Phi_2^o \nu_2 \\
 \\
 & & \Phi_1^o (\rho_1 \times \tau_1) & \longrightarrow & \Phi_1^m (f_1 \otimes g_1) & \longrightarrow & \Phi_1^o (\sigma_1 \times \nu_1) & & & & \\
 & & \downarrow h \otimes i & & \downarrow k \otimes j & & \downarrow & & & & \\
 & & \Phi_2^o (\rho_2 \times \tau_2) & \longrightarrow & \Phi_2^m (f_2 \otimes g_2) & \longrightarrow & \Phi_2^o (\sigma_2 \times \nu_2) & & & &
 \end{array}$$


Back to circuits

Example: full adder



Given when input is (digitally) valid, determine when output is valid. *What is when?*


Example: full adder



Given when input is (digitally) valid, determine when output is valid. *What is when?*

- Per-bit timing.
-

Example: full adder



Given when input is (digitally) valid, determine when output is valid. *What is when?*

- Per-bit timing.
- Differing path lengths.

Analog computation

Time & signals:

$\mathbb{T} : \text{Set}$

$\mathbb{T} = \mathbb{Q}$

$\mathbb{S} : \text{Set}$

$\mathbb{S} = \mathbb{T} \rightarrow \mathbb{B}$

Analog gates:

$\text{analog}_0 : \mathbb{T}^0 \rightarrow (\mathbb{B}^0 \rightarrow \mathbb{B}) \rightarrow (\mathbb{S}^0 \rightarrow \mathbb{S})$

$\text{analog}_0 \text{ tt } h \text{ tt} = \lambda t \rightarrow h \text{ tt}$

$\text{analog}_1 : \mathbb{T} \rightarrow (\mathbb{B} \rightarrow \mathbb{B}) \rightarrow (\mathbb{S} \rightarrow \mathbb{S})$

$\text{analog}_1 \delta h \tilde{x} = \lambda t \rightarrow h (\tilde{x} (t - \delta))$

$\text{nand}^A : \mathbb{S}^2 \rightarrow \mathbb{S}$

$\text{nand}^A = \text{analog}_2 \delta\text{-nand } \text{nand}$

$\text{analog}_2 : \mathbb{T}^2 \rightarrow (\mathbb{B}^2 \rightarrow \mathbb{B}) \rightarrow (\mathbb{S}^2 \rightarrow \mathbb{S})$

$\text{analog}_2 (\delta_1, \delta_2) h (\tilde{x}_1, \tilde{x}_2) = \lambda t \rightarrow h (\tilde{x}_1 (t - \delta_1), \tilde{x}_2 (t - \delta_2))$

Stable signals

Constrain to stable signals & stability-preserving transformations:

$\text{stable} : \text{Pred } \mathbb{S} \ 0\ell$

$\text{stable } \tilde{x} = \exists_2 \lambda (\hat{x} : \mathbb{I}) (x : \mathbb{B}) \rightarrow \forall \{t : \mathbb{T}\} \rightarrow t \in \hat{x} \rightarrow \tilde{x} \ t \equiv x$

Stable signals

Constrain to stable signals & stability-preserving transformations:

$\text{stable} : \text{Pred } \mathbb{S} \ 0\ell$

$\text{stable } \tilde{x} = \exists_2 \lambda (\hat{x} : \mathbb{I}) (x : \mathbb{B}) \rightarrow \forall \{t : \mathbb{T}\} \rightarrow t \in \hat{x} \rightarrow \tilde{x} \ t \equiv x$

Constructive logic, so timely digital circuits *compute* \hat{x} and x .

Form nested pairings: higher-dimensional time intervals.

Uses general construction for constraints and their preservation.

Stable gates

$$\text{stable} \Rightarrow_0 : \mathbb{T}^0 \rightarrow (\mathbb{B}^0 \rightarrow \mathbb{B}) \rightarrow (\mathbb{B}^0 \Rightarrow \mathbb{B})$$

$$\text{stable} \Rightarrow_0 \delta h = \text{mk} \Rightarrow \{f = \text{analog}_0 \delta h\} \lambda \{ \text{tt} \rightarrow \delta \hat{\mathbb{S}}^0 \text{tt}, h \text{tt}, \lambda _ \rightarrow \text{refl} \}$$

$$\text{stable} \Rightarrow_1 : \mathbb{T} \rightarrow (\mathbb{B} \rightarrow \mathbb{B}) \rightarrow (\mathbb{B} \Rightarrow \mathbb{B})$$

$$\text{stable} \Rightarrow_1 \delta h = \text{mk} \Rightarrow \{f = \text{analog}_1 \delta h\} \lambda (\hat{x}, x, P) \rightarrow \delta \hat{\mathbb{S}} \hat{x}, h x, \text{cong } h \circ P \circ \in \star$$

$$\text{stable} \Rightarrow_2 : \mathbb{T}^2 \rightarrow (\mathbb{B}^2 \rightarrow \mathbb{B}) \rightarrow (\mathbb{B}^2 \Rightarrow \mathbb{B})$$

$$\text{stable} \Rightarrow_2 \delta h = \text{mk} \Rightarrow \{f = \text{analog}_2 \delta h\} \lambda ((\hat{x}_1, x_1, P_1), (\hat{x}_2, x_2, P_2)) \rightarrow \delta \hat{\mathbb{S}}^2 (\hat{x}_1, \hat{x}_2), h (x_1, x_2), \text{cong}_2' h \circ (P_1 \circ \in \star \otimes P_2 \circ \in \star) \circ \in \cap^e$$

Gate timings and interval lemmas:

$$_ \hat{\mathbb{S}}^0 _ : \mathbb{T}^0 \rightarrow \mathbb{I}^0 \rightarrow \mathbb{I}$$

$$\text{tt } \hat{\mathbb{S}}^0 \text{tt} = \text{U}$$

$$_ \hat{\mathbb{S}} _ : \mathbb{T} \rightarrow \mathbb{I} \rightarrow \mathbb{I}$$

$$\delta \hat{\mathbb{S}} \hat{x} = \{ \delta \} \star \hat{x}$$

$$_ \hat{\mathbb{S}}^2 _ : \mathbb{T}^2 \rightarrow \mathbb{I}^2 \rightarrow \mathbb{I}$$

$$(\delta_1, \delta_2) \hat{\mathbb{S}}^2 (\hat{x}_1, \hat{x}_2) = \delta_1 \hat{\mathbb{S}} \hat{x}_1 \cap \delta_2 \hat{\mathbb{S}} \hat{x}_2$$

$$\in \star : t \in \{ \delta \} \star p \rightarrow t - \delta \in p$$

$$\in \cap^e : \forall \{t\} \rightarrow t \in p \cap q \rightarrow t \in p \times t \in q$$

logic : Logic \Rightarrow _

```
logic = record { false = stable $\Rightarrow_0$   $\delta$ -false false  
                ; true  = stable $\Rightarrow_0$   $\delta$ -false true  
                ; not   = stable $\Rightarrow_1$   $\delta$ -not   not  
                ; nand  = stable $\Rightarrow_2$   $\delta$ -nand  nand  
                ; nor   = stable $\Rightarrow_2$   $\delta$ -nor   nor  
                ; xor   = stable $\Rightarrow_2$   $\delta$ -xor   xor }
```

The interval semiring and linearity

Note timing operations:

$$_ \hat{\mathbb{S}}^0 _ : \mathbb{T}^0 \rightarrow \mathbb{I}^0 \rightarrow \mathbb{I}$$

$$\text{tt } \hat{\mathbb{S}}^0 \text{ tt} = \mathbb{U}$$

$$_ \hat{\mathbb{S}} _ : \mathbb{T} \rightarrow \mathbb{I} \rightarrow \mathbb{I}$$

$$\delta \hat{\mathbb{S}} \hat{x} = \{ \delta \} * \hat{x}$$

$$_ \hat{\mathbb{S}}^2 _ : \mathbb{T}^2 \rightarrow \mathbb{I}^2 \rightarrow \mathbb{I}$$

$$(\delta_1, \delta_2) \hat{\mathbb{S}}^2 (\hat{x}_1, \hat{x}_2) = \delta_1 \hat{\mathbb{S}} \hat{x}_1 \cap \delta_2 \hat{\mathbb{S}} \hat{x}_2$$

\mathbb{U} , $*$, and \cap are semiring operations, and *timing is linear*.

The interval semiring and linearity

Note timing operations:

$$\hat{\mathbb{S}}^0 : \mathbb{T}^0 \rightarrow \mathbb{I}^0 \rightarrow \mathbb{I}$$

$$\text{tt } \hat{\mathbb{S}}^0 \text{ tt} = \mathbb{U}$$

$$\hat{\mathbb{S}} : \mathbb{T} \rightarrow \mathbb{I} \rightarrow \mathbb{I}$$

$$\delta \hat{\mathbb{S}} \hat{x} = \{ \delta \} * \hat{x}$$


$$\hat{\mathbb{S}}^2 : \mathbb{T}^2 \rightarrow \mathbb{I}^2 \rightarrow \mathbb{I}$$

$$(\delta_1, \delta_2) \hat{\mathbb{S}}^2 (\hat{x}_1, \hat{x}_2) = \delta_1 \hat{\mathbb{S}} \hat{x}_1 \cap \delta_2 \hat{\mathbb{S}} \hat{x}_2$$

\mathbb{U} , $*$, and \cap are semiring operations, and *timing is linear*. Some consequences:

- Represent timing as interval matrices (data).
- Timing as automatic differentiation.
- Statically timed hardware is affine.

Example: full adder




$$\delta\text{-not} = 1 / 10$$

$$\delta\text{-nand} = \text{dup}(1 / 5)$$

$$\delta\text{-nor} = \text{dup}(1 / 5)$$

$$\delta\text{-xor} = \text{dup}(1 / 4)$$

Example: full adder



$$\delta\text{-not} = 1 / 10$$

$$\delta\text{-nand} = \text{dup} (1 / 5)$$

$$\delta\text{-nor} = \text{dup} (1 / 5)$$

$$\delta\text{-xor} = \text{dup} (1 / 4)$$

Timing analysis (nanoseconds):

$$_ : \text{matrix} (2 + 1) 2 (\text{timing fa}) \equiv (((1 // 4, 1 // 2), 1 // 2) , ((3 // 5, ((17 / 20) \uparrow, (3 / 5) \downarrow)), ((17 / 20) \uparrow, (3 / 5) \downarrow)))$$

$$_ = \text{refl}$$

Improvements

- Multi-stable signals and cycles/recursion/trace.
- Richer examples.
- Nondeterministic gate timing.
- Full analog (voltages).
- Layout and wires.
- Data-dependent timing.
- Transistors.
- Relationship to automatic differentiation.